WEKO3
アイテム
{"_buckets": {"deposit": "190f143e-aa24-41dc-8808-17f9fceb2297"}, "_deposit": {"created_by": 3, "id": "16114", "owners": [3], "pid": {"revision_id": 0, "type": "depid", "value": "16114"}, "status": "published"}, "_oai": {"id": "oai:sucra.repo.nii.ac.jp:00016114", "sets": ["518"]}, "author_link": ["26217", "26216", "16577", "26215"], "item_120_alternative_title_1": {"attribute_name": "タイトル(別言語)", "attribute_value_mlt": [{"subitem_alternative_title": "A New Voltage Balance Circuit using Chopper and Inverter for Electric Double Layer Capacitors"}]}, "item_120_biblio_info_8": {"attribute_name": "書誌情報", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2006", "bibliographicIssueDateType": "Issued"}, "bibliographicPageEnd": "32", "bibliographicPageStart": "28", "bibliographicVolumeNumber": "39", "bibliographic_titles": [{"bibliographic_title": "埼玉大学紀要. 工学部 第1編 第1部 論文集"}, {"bibliographic_title": "The Science and Engineering Reports of Saitama University", "bibliographic_titleLang": "en"}]}]}, "item_120_date_31": {"attribute_name": "作成日", "attribute_value_mlt": [{"subitem_date_issued_datetime": "2008-03-19", "subitem_date_issued_type": "Created"}]}, "item_120_description_19": {"attribute_name": "概要", "attribute_value_mlt": [{"subitem_description": "Electric double layer capacitors(EDLCs) are used in series connection and the voltage balance among EDLCs is important. The voltage balance circuit with inverter has the merits of simple and low cost. However the voltage drop at diodes and transistors impedes the voltage balance operation. We have developed a new voltage balance circuit using chopper and inverter. The chopper steps up the input voltage of inverter to compensate the voltage drop. This paper describes the new voltage balance circuit and the experimental results in detail.", "subitem_description_type": "Other"}]}, "item_120_description_29": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"subitem_description": "text", "subitem_description_type": "Other"}]}, "item_120_description_30": {"attribute_name": "フォーマット", "attribute_value_mlt": [{"subitem_description": "application/pdf", "subitem_description_type": "Other"}]}, "item_120_identifier_registration": {"attribute_name": "ID登録", "attribute_value_mlt": [{"subitem_identifier_reg_text": "10.24561/00016108", "subitem_identifier_reg_type": "JaLC"}]}, "item_120_other_language_22": {"attribute_name": "その他の言語", "attribute_value_mlt": [{"subitem_language": "eng"}]}, "item_120_publisher_11": {"attribute_name": "出版者名", "attribute_value_mlt": [{"subitem_publisher": "埼玉大学工学部"}]}, "item_120_publisher_12": {"attribute_name": "出版者名(別言語)", "attribute_value_mlt": [{"subitem_publisher": "Faculty of Engineering, Saitama University"}]}, "item_120_relation_7": {"attribute_name": "著者 外部リンク", "attribute_value_mlt": [{"subitem_relation_name": [{"subitem_relation_name_text": "\u0026EMPTY\u0026"}], "subitem_relation_type_id": {"subitem_relation_type_id_text": "\u0026EMPTY\u0026", "subitem_relation_type_select": "URI"}}, {"subitem_relation_name": [{"subitem_relation_name_text": "\u0026EMPTY\u0026"}], "subitem_relation_type_id": {"subitem_relation_type_id_text": "\u0026EMPTY\u0026", "subitem_relation_type_select": "URI"}}, {"subitem_relation_name": [{"subitem_relation_name_text": "http://s-read.saitama-u.ac.jp/researchers/pages/researcher/BSBZsmBx"}], "subitem_relation_type_id": {"subitem_relation_type_id_text": "http://s-read.saitama-u.ac.jp/researchers/pages/researcher/BSBZsmBx", "subitem_relation_type_select": "URI"}}]}, "item_120_source_id_14": {"attribute_name": "ISSN", "attribute_value_mlt": [{"subitem_source_identifier": "18804446", "subitem_source_identifier_type": "ISSN"}]}, "item_120_text_27": {"attribute_name": "版", "attribute_value_mlt": [{"subitem_text_value": "[出版社版]"}]}, "item_120_text_3": {"attribute_name": "著者 ローマ字", "attribute_value_mlt": [{"subitem_text_value": "MINEMURA, Akitoshi"}, {"subitem_text_value": "GOTO, Junichi"}, {"subitem_text_value": "KANEKO, Yasuyoshi"}, {"subitem_text_value": "ABE, Shigeru"}]}, "item_120_text_32": {"attribute_name": "アイテムID", "attribute_value_mlt": [{"subitem_text_value": "KY-AN00095842-39-05"}]}, "item_120_text_35": {"attribute_name": "公開日(XooNIps)", "attribute_value_mlt": [{"subitem_text_value": "Mar 19, 2008 09:00:00"}]}, "item_120_text_36": {"attribute_name": "記録日(XooNIps)", "attribute_value_mlt": [{"subitem_text_value": "2008-03-19"}]}, "item_120_text_37": {"attribute_name": "最終更新日(XooNIps)", "attribute_value_mlt": [{"subitem_text_value": "Aug 5, 2014 12:02:17"}]}, "item_120_text_38": {"attribute_name": "公開日(XooNIps)", "attribute_value_mlt": [{"subitem_text_value": "Mar 19, 2008 09:00:00"}]}, "item_120_text_39": {"attribute_name": "更新履歴(XooNIps)", "attribute_value_mlt": [{"subitem_text_value": "Aug 5, 2014 出版者 ローマ字, 作成日, 更新日, 記録日, 上位タイトル, 翻訳, 版, 著者 を変更"}, {"subitem_text_value": "Apr 4, 2014 著者 を変更"}, {"subitem_text_value": "Aug 31, 2009 フリーキーワード, 著者 を変更"}, {"subitem_text_value": "Mar 17, 2009 フリーキーワード, キーワード, 言語 を変更"}, {"subitem_text_value": "Oct 17, 2008 フリーキーワード, インデックス, キーワード, 言語 を変更"}, {"subitem_text_value": "Mar 24, 2008 フリーキーワード, 上位タイトル, キーワード, 言語 を変更"}, {"subitem_text_value": "Mar 24, 2008 フリーキーワード, インデックス, キーワード, 言語 を変更"}, {"subitem_text_value": "Mar 19, 2008 ID, フリーキーワード, インデックス, キーワード, 言語 を変更"}]}, "item_120_text_4": {"attribute_name": "著者 所属", "attribute_value_mlt": [{"subitem_text_value": "\u0026EMPTY\u0026"}, {"subitem_text_value": "\u0026EMPTY\u0026"}, {"subitem_text_value": "埼玉大学大学院理工学研究科数理電子情報部門"}, {"subitem_text_value": "埼玉大学大学院理工学研究科数理電子情報部門"}]}, "item_120_text_40": {"attribute_name": "登録者(XooNIps)", "attribute_value_mlt": [{"subitem_text_value": "sucra_jim4"}]}, "item_120_text_41": {"attribute_name": "閲覧数(XooNIps)", "attribute_value_mlt": [{"subitem_text_value": "2630"}]}, "item_120_text_42": {"attribute_name": "ダウンロード数(XooNIps)", "attribute_value_mlt": [{"subitem_text_value": "5145"}]}, "item_120_text_43": {"attribute_name": "XooNIps_インデックス", "attribute_value_mlt": [{"subitem_text_value": "sucra_jim4|Public/埼玉大学/理工学研究科|Public/埼玉大学/理工学研究科/数理電子情報部門|Public/主題別/工学/電気電子工学/電子デバイス・電子機器|Public/ジャンル別/研究紀要/埼玉大学/工学部紀要"}]}, "item_120_text_44": {"attribute_name": "XooNIps_ITEM_KEY", "attribute_value_mlt": [{"subitem_text_value": "2076"}]}, "item_120_text_5": {"attribute_name": "著者 所属(別言語)", "attribute_value_mlt": [{"subitem_text_value": "\u0026EMPTY\u0026"}, {"subitem_text_value": "\u0026EMPTY\u0026"}, {"subitem_text_value": "Graduate School of Science and Engineering, Saitama University"}, {"subitem_text_value": "Graduate School of Science and Engineering, Saitama University"}]}, "item_120_text_9": {"attribute_name": "年月次", "attribute_value_mlt": [{"subitem_text_value": "2006-7"}]}, "item_120_version_type_28": {"attribute_name": "著者版フラグ", "attribute_value_mlt": [{"subitem_version_resource": "http://purl.org/coar/version/c_970fb48d4fbd8a85", "subitem_version_type": "VoR"}]}, "item_creator": {"attribute_name": "著者", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "峯村, 明憲"}, {"creatorName": "ミネムラ, アキトシ", "creatorNameLang": "ja-Kana"}], "nameIdentifiers": [{"nameIdentifier": "26215", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "後藤, 純一"}, {"creatorName": "ゴトウ, ジュンイチ", "creatorNameLang": "ja-Kana"}], "nameIdentifiers": [{"nameIdentifier": "26216", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "金子, 裕良"}, {"creatorName": "カネコ, ヤスヨシ", "creatorNameLang": "ja-Kana"}], "nameIdentifiers": [{"nameIdentifier": "16577", "nameIdentifierScheme": "WEKO"}, {"nameIdentifier": "BSBZsmBx", "nameIdentifierScheme": "研究者総覧", "nameIdentifierURI": "http://s-read.saitama-u.ac.jp/researchers/pages/researcher/BSBZsmBx"}]}, {"creatorNames": [{"creatorName": "阿部, 茂"}, {"creatorName": "アベ, シゲル", "creatorNameLang": "ja-Kana"}], "nameIdentifiers": [{"nameIdentifier": "26217", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "ファイル情報", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2018-01-24"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "KY-AN00095842-39-05.pdf", "filesize": [{"value": "1.8 MB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 1800000.0, "url": {"label": "KY-AN00095842-39-05.pdf", "url": "https://sucra.repo.nii.ac.jp/record/16114/files/KY-AN00095842-39-05.pdf"}, "version_id": "51752f8b-dd91-4da8-89ab-d741fa7548f7"}]}, "item_keyword": {"attribute_name": "キーワード", "attribute_value_mlt": [{"subitem_subject": "Electric Double Layer Capacitor", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Voltage Balance", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Inverter", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Chopper", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Storage System", "subitem_subject_scheme": "Other"}]}, "item_language": {"attribute_name": "言語", "attribute_value_mlt": [{"subitem_language": "jpn"}]}, "item_resource_type": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"resourcetype": "departmental bulletin paper", "resourceuri": "http://purl.org/coar/resource_type/c_6501"}]}, "item_title": "チョッパとインバータを用いた電気二重層コンデンサの電圧バランス回路\u003c論文\u003e", "item_titles": {"attribute_name": "タイトル", "attribute_value_mlt": [{"subitem_title": "チョッパとインバータを用いた電気二重層コンデンサの電圧バランス回路\u003c論文\u003e"}]}, "item_type_id": "120", "owner": "3", "path": ["518"], "permalink_uri": "https://doi.org/10.24561/00016108", "pubdate": {"attribute_name": "公開日", "attribute_value": "2008-03-19"}, "publish_date": "2008-03-19", "publish_status": "0", "recid": "16114", "relation": {}, "relation_version_is_last": true, "title": ["チョッパとインバータを用いた電気二重層コンデンサの電圧バランス回路\u003c論文\u003e"], "weko_shared_id": -1}
チョッパとインバータを用いた電気二重層コンデンサの電圧バランス回路<論文>
https://doi.org/10.24561/00016108
https://doi.org/10.24561/0001610871cfd2d3-9e35-4088-8338-08ee88d35255
名前 / ファイル | ライセンス | アクション |
---|---|---|
KY-AN00095842-39-05.pdf (1.8 MB)
|
|
Item type | 紀要論文 / Departmental Bulletin Paper(1) | |||||
---|---|---|---|---|---|---|
公開日 | 2008-03-19 | |||||
タイトル | ||||||
タイトル | チョッパとインバータを用いた電気二重層コンデンサの電圧バランス回路<論文> | |||||
言語 | ||||||
言語 | jpn | |||||
キーワード | ||||||
主題Scheme | Other | |||||
主題 | Electric Double Layer Capacitor | |||||
キーワード | ||||||
主題Scheme | Other | |||||
主題 | Voltage Balance | |||||
キーワード | ||||||
主題Scheme | Other | |||||
主題 | Inverter | |||||
キーワード | ||||||
主題Scheme | Other | |||||
主題 | Chopper | |||||
キーワード | ||||||
主題Scheme | Other | |||||
主題 | Storage System | |||||
資源タイプ | ||||||
資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||
資源タイプ | departmental bulletin paper | |||||
ID登録 | ||||||
ID登録 | 10.24561/00016108 | |||||
ID登録タイプ | JaLC | |||||
タイトル(別言語) | ||||||
その他のタイトル | A New Voltage Balance Circuit using Chopper and Inverter for Electric Double Layer Capacitors | |||||
著者 |
峯村, 明憲
× 峯村, 明憲× 後藤, 純一× 金子, 裕良× 阿部, 茂 |
|||||
著者 ローマ字 | ||||||
MINEMURA, Akitoshi | ||||||
著者 ローマ字 | ||||||
GOTO, Junichi | ||||||
著者 ローマ字 | ||||||
KANEKO, Yasuyoshi | ||||||
著者 ローマ字 | ||||||
ABE, Shigeru | ||||||
著者 所属 | ||||||
著者 所属 | ||||||
著者 所属 | ||||||
埼玉大学大学院理工学研究科数理電子情報部門 | ||||||
著者 所属 | ||||||
埼玉大学大学院理工学研究科数理電子情報部門 | ||||||
著者 所属(別言語) | ||||||
著者 所属(別言語) | ||||||
著者 所属(別言語) | ||||||
Graduate School of Science and Engineering, Saitama University | ||||||
著者 所属(別言語) | ||||||
Graduate School of Science and Engineering, Saitama University | ||||||
書誌情報 |
埼玉大学紀要. 工学部 第1編 第1部 論文集 en : The Science and Engineering Reports of Saitama University 巻 39, p. 28-32, 発行日 2006 |
|||||
年月次 | ||||||
2006-7 | ||||||
出版者名 | ||||||
出版者 | 埼玉大学工学部 | |||||
出版者名(別言語) | ||||||
出版者 | Faculty of Engineering, Saitama University | |||||
ISSN | ||||||
収録物識別子タイプ | ISSN | |||||
収録物識別子 | 18804446 | |||||
概要 | ||||||
内容記述タイプ | Other | |||||
内容記述 | Electric double layer capacitors(EDLCs) are used in series connection and the voltage balance among EDLCs is important. The voltage balance circuit with inverter has the merits of simple and low cost. However the voltage drop at diodes and transistors impedes the voltage balance operation. We have developed a new voltage balance circuit using chopper and inverter. The chopper steps up the input voltage of inverter to compensate the voltage drop. This paper describes the new voltage balance circuit and the experimental results in detail. | |||||
その他の言語 | ||||||
言語 | eng | |||||
版 | ||||||
[出版社版] | ||||||
著者版フラグ | ||||||
出版タイプ | VoR | |||||
出版タイプResource | http://purl.org/coar/version/c_970fb48d4fbd8a85 | |||||
資源タイプ | ||||||
内容記述タイプ | Other | |||||
内容記述 | text | |||||
フォーマット | ||||||
内容記述タイプ | Other | |||||
内容記述 | application/pdf | |||||
作成日 | ||||||
日付 | 2008-03-19 | |||||
日付タイプ | Created | |||||
アイテムID | ||||||
KY-AN00095842-39-05 |